Due to the major changes in Intel’s 12th generation Intel® Core™ processor architecture, the IPC has increased by 19%, resulting in the single-core performance of this generation of Core is far ahead, the strongest game processor has been taken back by the 12th generation Core, AMD’s response method It is the launch of the Ryzen7 5800X3D processor, which adds an additional 64MB of 3D V-Cache cache.
According to AMD, this processor can bring an average 15% increase in game performance, up to 40%, once once more surpassing the i9-12900K and regaining the title of “the world’s fastest gaming processor”.
At the ISSCC conference a few days ago, AMD also introduced the architecture technology of the 3D cached Ryzen processor in detail. The manufacturing process of 3D V-Cahce is also TSMC 7nm, with an area of 41 square millimeters, including 13 layers of copper and 1 layer of aluminum stacked. , and then directly connected to the L3 cache through TSV silicon via, hybrid bonding (Hybrid Bonding), two signal interfaces and other pipelines, and powered by RVDD and VDDM.
3D V-Cahce is designed in slices, each with a capacity of 8MB, a total of eight blocks, with a total capacity of 64MB. The bandwidth of each block exceeds 2TB/s, and its performance is comparable to L3 cache, which is also the key to improving game performance.
For 3D V-Cache cache, AMD provides 8 CCDs on EPYC with a total of 512MB of 3D cache, but in desktop CPUs, AMD now only launches Ryzen7 5800X3D, which is 1 CCD + 1 cache Architecture, up to 8 cores and 16 threads.
The Ryzen 9 5900X, a 12-core processor was also mentioned in the earlier presentation, but with AMD’s announcement of the 3D V-Cache architecture, it is almost impossible for desktop Ryzen to release a 3D V-Cache version of the Ryzen 9 5900X or 5950X.
As for why not to make a high-end model, AMD said that for games, an 8-core processor is ideal.
Considering that Zen4 will be available early this year, it seems that AMD will no longer spend money on desktop Ryzen on such extravagant technology as 3D V-Cache.
Further reading:
